← All repos

jevinskie/mips--

View on GitHub ↗ ★ 8 VHDL

A dual core MIPS subset CPU written in behavioral, synthesizable VHDL

5 mentions on Hacker News by 1 person: 0 stories, 5 comments · first 2013-01-27 · latest 2017-01-30