← All repos

efabless/caravel

View on GitHub ↗ ★ 421 Verilog

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

5 mentions on Hacker News by 4 people: 0 stories, 5 comments · first 2020-11-21 · latest 2026-03-15