Hacker GitHub

← All repos

ucb-bar/chiseltest

View on GitHub ↗ ★ 234 Scala archived

The batteries-included testing and formal verification library for Chisel-based RTL designs.

4 mentions on Hacker News by 3 people: 0 stories, 4 comments · first 2019-10-24 · latest 2021-07-05

Mentions per year 4 mentions · busiest year 2019 (2)
20082026
AllStoriesComments NewestTopOldest
  1. …interested: - https://github.com/chiselverify/chiselverify - https://github.com/leonardt/fault - https://github.com/ucb-bar/chisel-testers2/ I am probably missing some approaches from the nmigen world that I am not familiar with. You can…
    comment by ekiwi · 2021-07-05 · in Chisel/FIRRTL Hardware Compiler Framework
  2. …user base of traditional languages is larger, you'll likely find more IP in those languages. [^1]: https://github.com/ucb-bar/chisel-testers2 [^2]: https://vunit.github.io/ [^3]: https://docs.cocotb.org/en/latest/ [^4]:…
    comment by seldridge · 2020-07-07 · in Google offers free fabbing for 130nm open-source chips
  3. …wish is that Scala properly supported macros. One of my favorite components of the ecosystem is https://github.com/ucb-bar/chisel-testers2 , which replaces the peekpoke tester and makes it easier to test asynchronous IO.
    comment by _nhynes · 2019-10-24 · in Chisel/FIRRTL Hardware Compiler Framework
  4. …b.com/chipsalliance/api-config-chipsalliance [^2]: https://github.com/chipsalliance/rocket-chip [^3]: https://github.com/ucb-bar/chisel-testers2 [^4]: https://github.com/freechipsproject/chisel3/issues/1198 [^5]:…
    comment by seldridge · 2019-10-24 · in Chisel/FIRRTL Hardware Compiler Framework