Hacker GitHub

← All repos

tenstorrent/riscv-ocelot

View on GitHub ↗ ★ 4 SystemVerilog

Ocelot: The Berkeley Out-of-Order Machine With V-EXT support

4 mentions on Hacker News by 3 people: 0 stories, 4 comments · first 2023-03-26 · latest 2026-03-13

Mentions per year 4 mentions · busiest year 2026 (2)
20082026
  1. …and start with. Here is a 64 bit chip that implements the very latest RISC-V vector extensions: https://github.com/tenstorrent/riscv-ocelot Which, by the way, means that although most won't, anybody can build a RISC-V chip. The RISC-V…
    comment by LeFantome · 2026-03-13 · in RISC-V Is Sloooow
  2. Holy swerving goal-posts Batman. Ok fine. Here is a link to a completely open design: https://github.com/tenstorrent/riscv-ocelot And here is a high-performance evolution of it that you can license. They would be happy to take your check…
  3. …extension, and then they've called this core Ocelot. Seems like the core is open source at least. https://github.com/tenstorrent/riscv-ocelot/blob/bobcat/READ... Not sure about the driver/software situation though. Do you actually get to…
  4. Some people might be interested in Ocelot: https://github.com/tenstorrent/riscv-ocelot Its basically the evolved BOOM Core from Berkley but with a full RISC-V Vector Unit attached. I had really hoped more people put more investment in BOOM.