stnolting/neorv32
View on GitHub ↗ ★ 2,302 VHDL
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
12 mentions on Hacker News by 8 people: 6 stories, 6 comments · first 2021-03-28 · latest 2025-10-29
20082026
-
Try neorv32: https://github.com/stnolting/neorv32
comment by daedalus- · 2025-10-29 · in Berkeley Out-of-Order RISC-V Processor (Boom) (2020) -
…hardware, there is the neorv32 that has nice documentation: https://stnolting.github.io/neorv32/ https://github.com/stnolting/neorv32 It's a risc-v core written in VHDL
comment by 334f905d22bc19 · 2025-10-28 · in Easy RISC-V -
…Xilinx). (the "platform-agnostic" concept/technique was taken from the NEPORV32 TRNG -> https://github.com/stnolting/neorv32 ) A few bits of the raw fingerprint from the module are quite noisy, so a software post-processing is required. I…
comment by _quarks_ · 2021-11-16 · in Show HN: A Technolgy-Agnostic Physical Unclonable Function (PUF) for Any FPGA -
…possible to have a computer running on open hardware. On the front page right now is this project: https://github.com/stnolting/neorv32 It's possible right now to have an FPGA running an open-source RISC-V implementation. The software…
comment by Alekhine · 2021-06-24 · in Arm Introduces Its Confidential Compute Architecture -
Why not link to the GitHub?` https://github.com/stnolting/neorv32 Also the Documentation https://stnolting.github.io/neorv32/ This is absolutely one of the best documented free hardware projects that I have ever seen. Most company…
comment by kken · 2021-06-23 · in NEORV32: A customizable RISC-V SoC -
…currently shelved as I am focusing on the NEO430's "big brother": The RISC-V-powered 32-bit NEORV32 https://github.com/stnolting/neorv32 .
comment by mkesper · 2021-03-28 · in The NEO430 Processor