riscv-non-isa/riscv-elf-psabi-doc
View on GitHub ↗ ★ 861 Python
A RISC-V ELF psABI Document
4 mentions on Hacker News by 4 people: 0 stories, 4 comments · first 2023-12-25 · latest 2026-06-25
20082026
-
…x86_64) defines it similarly [3] [1] https://www.open-std.org/jtc1/sc22/wg14/www/docs/n2709.pdf [2] https://github.com/riscv-non-isa/riscv-elf-psabi-doc/issues/... [3] https://gitlab.com/x86-psABIs/x86-64-ABI/-/tree/master?ref_t...
comment by ozgrakkurt · 2026-06-25 · in Zig's new bitCast semantics and LLVM back end improvements -
…Wasm you get WASI, which saves you a whole lot of time creating a sandboxed system interface. [1]: https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/38...
comment by pcwalton · 2024-05-28 · in Low-latency scripting for game engines -
I hope Microsoft does not plan on violating LP64D[0] on its RISC-V port. 0. https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/ma...
comment by snvzz · 2024-03-25 · in ARM64EC (and ARM64X) Explained -
Sure. It's the section here https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/ma... It's that structs of two simple fields need to be passed in registers. And more specifically that this rule is relevant for mixed integer and…
comment by Laksen · 2023-12-25 · in Lazarus IDE 3.0