chipsalliance/Cores-VeeR-EH1
View on GitHub ↗ ★ 974 SystemVerilog
VeeR EH1 core
6 mentions on Hacker News by 6 people: 1 story, 5 comments · first 2020-02-09 · latest 2022-04-20
20082026
-
…[1] https://theopenroadproject.org/news/leveling-up-a-trajectory... [2] https://opentitan.org/ [3] https://github.com/chipsalliance/Cores-SweRV
comment by rektide · 2022-04-20 · in Nvidia R&D chief on how AI is improving chip design -
…be way way easier to implement. We will know how that is going as soon as Western Digital tells us. https://github.com/chipsalliance/Cores-SweRV
comment by sitkack · 2021-02-26 · in What Is Specialized Hardware and Why Open Source Will Drive Adoption -
…See: - https://www.westerndigital.com/company/innovations/risc-v - https://chipsalliance.org/ - https://github.com/chipsalliance/Cores-SweRV
comment by nickik · 2021-01-13 · in BeagleV – An affordable RISC-V computer designed to run Linux -
Even better, WD have open sourced their implementation (as SweRV core: https://github.com/chipsalliance/Cores-SweRV )
comment by rwmj · 2020-10-29 · in The Heart of RISC-V Development Is Unmatched -
Interesting talk because SweRV EH2 is multithreaded. Additional Resources SweRV GitHub: https://github.com/chipsalliance/Cores-SweRV Apache license. Commercial support available from Codasip. Tom Verbeure's SweRV EH1 deep dive (posted to…
comment by russler23 · 2020-02-09 · in WD SweRV Cores Roadmap / Architectural Discussion from RISC-V Summit 2019