Hacker GitHub

← All repos

betrusted-io/betrusted-soc

View on GitHub ↗ ★ 162 Verilog

Betrusted main SoC design

3 mentions on Hacker News by 3 people: 0 stories, 3 comments · first 2020-09-19 · latest 2022-07-22

Mentions per year 3 mentions · busiest year 2022 (2)
20082026
  1. …is difficult to know if a user has downloaded the real Xilinx software tool chain; the git repo ( https://github.com/betrusted-io/betrusted-soc ) from has no verification step for step 7. There is a public key and a hash, they could…
  2. The only thing that seems to be randomized in building precursor is the P&R seed. https://github.com/betrusted-io/betrusted-soc/blob/main/betr... That prevents attacks where you have a known place on the FPGA is naughty, but not when you…
  3. …hence the extra layer of complication. Talking to it requires a call to the EC via the "COM" bus ( https://github.com/betrusted-io/betrusted-soc/blob/master/fw... ). The EC driver itself is based on the C-native library provided by STM and…