bespoke-silicon-group/basejump_stl
View on GitHub ↗ ★ 694 SystemVerilog
BaseJump STL: A Standard Template Library for SystemVerilog
3 mentions on Hacker News by 2 people: 1 story, 2 comments · first 2019-05-05 · latest 2020-08-04
20082026
-
…the shortcomings that made this difficult (Section 5: "A Wishlist for SystemVerilog"). [^2] [^1]: https://github.com/bespoke-silicon-group/basejump_stl [^2]: http://cseweb.ucsd.edu/~mbtaylor/papers/BaseJump_STL_DAC_Sli...
comment by seldridge · 2020-08-04 · in The History, Status, and Future of FPGAs -
…[^6]: https://github.com/antonblanchard/chiselwatt [^7]: https://github.com/ucb-bar/gemmini [^8]: https://github.com/bespoke-silicon-group/basejump_stl [^9]: https://github.com/openhwgroup/cva6
comment by seldridge · 2020-07-07 · in Google offers free fabbing for 130nm open-source chips -
▲ 1
BaseJump STL: A Standard Template Library for SystemVerilogstory by matt_d · 2019-05-05 · 0 comments