YosysHQ/icestorm
View on GitHub ↗ ★ 1,194 Python
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
4 mentions on Hacker News by 3 people: 0 stories, 4 comments · first 2021-04-19 · latest 2023-06-23
20082026
-
…and ideally compatible with Project IceStorm (Yosys, Arachne-pnr, and IceStorm) open source tools: https://github.com/YosysHQ/icestorm Think something similar to MiSTer FPGA -- but in a laptop form factor, and able to run all sorts of…
comment by peter_d_sherman · 2023-06-23 · in Framework Laptop feature requests – RISC-V Mainboard (2021) -
…solder the PMODs yourself. See: https://www.crowdsupply.com/1bitsquared/icebreaker-fpga#prod... [0] https://github.com/YosysHQ/icestorm [1] https://digilent.com/reference/pmod/start
comment by axytol · 2023-01-11 · in Learning Verilog and FPGA -
…entry on the linked page being in 2018, the source repository shows that it is an active project. https://github.com/YosysHQ/icestorm From memory (simple?) VHDL is supported by using gHDL as a synthesis engine, the output of which can feed…
comment by femto · 2021-09-28 · in Project IceStorm: open-source toolchain for Lattice iCE40 FPGAs -
…Open Source Toolchain: https://www.latticesemi.com/Products http://www.clifford.at/icestorm/ https://github.com/YosysHQ/icestorm
comment by peter_d_sherman · 2021-04-19 · in J2 open processor: an open source processor using the SuperH ISA