Hacker GitHub

← All repos

XUANTIE-RV/openc906

View on GitHub ↗ ★ 424 Verilog

OpenXuantie - OpenC906 Core

5 mentions on Hacker News by 4 people: 0 stories, 5 comments · first 2022-03-15 · latest 2024-08-12

Mentions per year 5 mentions · busiest year 2022 (2)
20082026
  1. …that they placed the enable CSR bit in a different location than the final ratified spec. [1] [0] https://github.com/T-head-Semi/openc906 (doesn't include XTheadVector extension) [1] https://github.com/camel-cdr/rvv-d1
    comment by camel-cdr · 2024-08-12 · in Faulty instructions in C910 RISC-V CPUs
  2. …one C906 cpu at 1Ghz with rvv 0.7.1. The C906 design has been opensourced and is available here: https://github.com/T-head-Semi/openc906 The C906 supports rv64gc with optional rvv 0.7.1 with a vlen of 128, but a 256 wide ALU. They list…
    comment by camel-cdr · 2023-06-18 · in Milk-V Duo: A $9 RISC-V Computer
  3. Try and see if you can find any stolen code here[0] or here[1]. Cheers. 0. https://github.com/T-head-Semi/openc906 1. https://github.com/T-head-Semi/openc910
  4. …CPU cores. The BL808 and the Allwinner D1 both use T-Head CPU cores that are available on GitHub https://github.com/T-head-Semi/openc906 . The JH7110 in the VisionFive2 and Star 64 does use a closed CPU core however.
    comment by monocasa · 2022-12-23 · in RISC-V Pushes into the Mainstream
  5. The RTL is on GitHub under the Apache2 license: https://github.com/T-head-Semi/openc906 Yocto project in https://github.com/T-head-Semi/xuantie-yocto